We propose a hybrid power model for estimating the power dissipation of a design at the RT-Ievel. This new model combines the advantages of both RT-Ievel and gate-level approaches. We investigate the relationship between steady state transition power and overall power dissipation. We observe that, statistically, two input sequences causing similar amount of steady-state transitions will exhibit similar overall power dissipation for an RTL module. Based on this observa tion, we propose a method to construct a hybrid power model for RTL modules. We further propose a hierarchical power estimation method for estimating the power dissipation of data path consisting of RTL modules. Experimental results show that, for full-chip power estimation, the estimation time of the technique based on our power models is on average 275 times faster than directly running a commercial transistor-level power simulator, and the errors are less than 6% as compared to the transistor-level power simulation results.
Introduction
With the advent of portable and high density devices, the power dissipation of VLSI designs has become a critical concern. Higher integration and higher speed result in signif icant power dissipation, which makes heat dissipation and packaging more serious problems. Therefore, the reduction of power dissipation is an important issue in modern circuit design. To reduce power dissipation during synthesis, accu rate power estimation at a higher level of abstraction is essential because it provides the designers with an early measure of power dissipation and allows exploration of vari ous design trade-offs in the solution space. In the modern VLSI design process, the register-transfer level (RTL) description has become a common entry point. Design deci sions made at this level could have dramatic impact on the total power budget.
For CMOS circuits, the overall power dissipation con sists of four components: power consumed by (1) steady state transition current, (2) glitch current, (3) short-circuit current, and (4) static current. The steady-state transition current occurs when the input stimuli causes a node to change its stable state (from high to low, or low to high). This component is recognized as an important factor in power dissipation, and can be calculated by a logic simulator using the zero-delay model. Glitch current occurs when the load capacitance is charged or discharged before the node reaches its stable state. This component is much more diffi cult to compute because it is very sensitive to the real circuit 551 delay and partial Vdd-ground swing. Short-circuit current occurs whenever a path from Vdd to ground is conducted in a device. Static current is caused by leakage on a device. Throughout this paper, we will use the term steady-state power to refer to the average power dissipation by compo nent 1, the steady-state transition current. And we will use the term hazardous power to refer to the average power dis sipated by components 2, 3, and 4. The term total power refers to the sum of the steady-state power and hazardous power.
We focus on the problem of power estimation for RTL designs with a given long stimuli. In general, for a problem of this complexity, existing RT-level techniques produce lower accuracy, while existing gate-and transistor-level tech niques suffer long run time. In this paper, we propose a hybrid power model that combines the accuracy of gate-and transistor-level models with the efficiency of RT-Ievel mod els. Our methodology takes both steady-state power and haz ardous power, i.e., all possible sources of power dissipation, into account at the RT-Ievel. The main idea in our methodol ogy is based on an important observation. For a given RTL module, empirically we observe that sufficiently long input sequences which produce similar steady-state power will exhibit similar total power. This important observation, in spite of its simplicity, leads us to our power estimation meth odology. We will more rigorously analyze the observation in Section 3.
Our methodology consists of a pre-processing stage and an actual estimation stage. The pre-processing stage is a characterization step for each RTL module. For a given RTL module m, during this characterization process we establish a function, called cross-coefficient function, that one-to-one maps the steady-state power to the total power of module m. The cross-coefficient function of each module is character ized only once, and can be repeatedly used in the actual esti mation stage when we simulate the whole RTL design with the user-provided long sequence. Note that because of the establishment of the cross-coefficient function for each mod ule, we only need to perform zero-delay simulation in the second process while all sources of power dissipation are taken into account.
We propose a hierarchical power estimation technique based on the above methodology. Essentially our methodol ogy achieves efficiency by performing only zero-delay simu-0-7803-4425-1/98/$10.00 1998 IEEE lation, and meanwhile achieves transistor-level accuracy through the tight establishment of the cross-coefficient func tions. Furthermore, for large parameterized modules, i.e., modules with the same type of functionality but different width of input/output bits, we also develop an interpolation technique so that the module characterization process can be simplified.
The rest of this paper is organized as follows. Section 2 gives review on related research works. Section 3 presents an experiment that validates our important observation. Section 4 describes the module characterization process. Section 5 presents our interpolation technique for parameterized mod ules. Section 6 gives the complete flow of our technique. Section 7 presents our experimental results and Section 8 draws some conclusions.
Related Review
Several power models have been proposed for RTL modules [5] [7] [9] and logic gates [1] [8] . In [7] , an RT-Ievel model, called Dual Bit Type, is used to account for the corre lated activities at the most significant bits, and the random activities at the least significant bits. Based on these statis tics, the capacitive coefficients for each module are derived, and then used for power estimation. Mehta et al. [9] have presented a clustering-based power modeling technique which partitions all possible input patterns of an RTL mod ules into several clusters in a manner that the patterns in the same cluster produce similar power dissipation. Power dissi pation for each pattern is then estimated by looking up the mean power in the corresponding cluster. Hsieh et al. [5] propose two RT-Ievel power model equations, which are evaluated for all input patterns to obtain the power estimates. A regression estimator is applied to improve the estimation accuracy.
The gate-level power models are addressed in [1] [8] . In gate-level approaches, circuit-level power simulation is per formed to build power models for logic gates, and the mod els are then used to estimate the power dissipation during comprehensive gate-level simulation. Lin et al. [8] propose a finite-state machine to model the internal charge status of logic gates, and power dissipation during input transitions is represented by weights associated with the state transition of the FSM. Bogliolo et al.
[1] propose a gate-level power model based on the charge and discharge of load capaci tances, and the flow of short circuit current. Several power effects, such as charge sharing, short circuit current, and misaligned multiple input transition are taken into account.
Recently, several techniques have been proposed for power estimation by investigating the relationship between the gate-level and the transistor-level power estimates [6] [11]. Using statistical approaches, they simulate only a small set of sequences and then use the results to approxi mate the power estimate of a much longer input sequence. Although promising results were reported for randomly gen erated input sequences, these approaches may not be suitable for functional sequences with high spatial and temporal cor relation.
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A Validation Experiment
As stated in Section 1, our methodology is based on an important observation. Roughly speaking, for a given RTL module, empirically we observe that sufficiently long input sequences which produce similar steady-state power will exhibit similar total power. We try to explain, analyze, and validate this observation in this section.
Given an RTL module, for all the input sequences that produce a fixed steady-state power, we believe that the haz ardous power corresponding to an input sequence has the behavior of a random variable. Furthermore, among all these input sequences that produce a fixed steady-state power, longer sequences tend to have smaller variance than shorter sequence. As an example, given a 3-input logic network, assume sequences sj={IOl, 110}, s2={111, WI}, s3={110, all, 000, 111, 101, ... }, s4= {0l 0, 101, 111, 010, al l, ... }, ... , all exhibit the same steady-state power (say, obtained by zero-delay logic simulator). We believe that the hazardous power produced by all these sequences has the behavior of a random variable, and longer sequences, such as s 3 and s4, have a smaller variance than shorter sequence, such as s 1 and
s2 '
We have conducted many experiments to evaluate the relationship among the steady-state power, the total power, and the length of the simulation vectors. probability density function of the total power of a 16-bit ripple-carry adder with respect to two sets of 100 sample input sequences. In these figures, each sample sequence pro duces the same steady-state power. The sizes of each input sequence in Fig. lea) and Fig. l(b) are 2 and 1000, respec tively. For the generation of these two sets of input sequences, we first randomly generate a large number (» 100) of input sequences with sizes 2 and 1000, respectively. Then each input sequence is simulated to derive the steady state power. After that, for each size, we randomly select 100 input sequences whose steady-state power is very close to a pre-specified value (the difference is less than 0.1 %).
Since the steady-state power for these input sequences are almost the same, the variation between the samples' power dissipations is mainly due to the hazardous power. It can be seen from Figure 1 that the standard deviation is dra matically decreased as we increase the size of.each sample input sequence. Note that this property is only valid based on the assumption that sample input sequences have very simi lar steady-state power. Our experimental results are consis tent for every module and steady-state power we have tried.
This experiment demonstrates one simple but essential property. That is, for a given module, input sequences with similar steady-state power will have similar hazardous power when the length of each input sequence is large enough. By definition, these input sequences have similar steady-state power, and therefore, they will have similar total power. For each small range of the steady-state power, we need to find a long enough input sequence that results in the corresponding steady-state power. We can then use a transistor-level or cir cuit-level power simulator to simulate the input sequence.
The derived power can then be used as the expected mean value of the total power for the corresponding steady-state power. The obtained expected mean value can be used to predict the total power of the other input sequences that exhibit similar steady-state power.
Generating Power Model
From our experiments we observe that, for fixed steady state power, the total power will converge to a fixed value when we gradually increase the length of the sample input sequence. Based on this property, we define a one-to-one mapping function between the total power and the steady state power for each module. This function is called cross coefficient function hereafter. In our approach, the power modeling is referred to as the process that derives this cross coefficient function. This process is performed only once for each RTL module, and the resulting cross-coefficient func tion can be used repeatedly for power estimation for any RTL design containing the module. Since the cross-coeffi cient function is a continuous function, we propose an algo rithm to approximate it as a piece-wise linear function.
The main flow for generating the cross-coefficient func tion for each module is shown in Figure 2 . In this algorithm, e s e e ra e o e rat = st Ize enera e e rs In u a ern The total number of data points for each module generated by this algorithm would be lIstep_size. In our experiment, we use 0.025 as the step_size. Therefore, 40 data points would be generated to approximate the cross-coefficient function of each module. The cross-coefficient functions of all modules are generated based on the above procedure. Figure 3 shows the cross-coefficient functions for three RTL library modules: a 16-bit array multiplier, a 16-bit rip ple-carry adder, and a 16-bit 4xl multiplexor. It can be seen from this figure that the total power values of the three mod ules with respect to the same steady-state power are differ ent, and the differences are primarily due to the differences of hazardous power associated with each module.
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Power Library Interpolation
Most RTL synthesis tools support parameterized modules. For instance, a ripple-carry adder can have any number of input bits from I to 128. Using the aforemen tioned power modeling technique for every parameterized module could be very time-consuming. Therefore, we use an interpolation technique to reduce the power modeling time.
Using this power interpolation technique for each type of module, we need to apply the power modeling technique to only a small number of selected modules with representative parameters. For example, for a ripple-carry adder, we may choose only 8-bit, 16-bit, and 32-bit versions for explicit power modeling. The power models of these representative modules are called sample models. For the non-representa tive modules (e.g., a lO-bit ripple-carry adder), we approxi mate their power models using interpolation on the sample models, taking the steady-state power as the index. Linear interpolation based on the number of input bits is not suitable for some RTL modules, such as multipliers. There fore, we derive a complexity function for each type of parametrized module. This complexity function relates the structural information (e.g., number of bits, number of input lines, and number of basic cells) to the scale for interpola tion. In some sense, the power modeling technique mentioned in the previous sub-section can be regarded as a first-order approximation, while the interpolation using the complexity functions can be regarded as a second-order approximation. We list the complexity functions, denoted as C, for a number of modules as follows.
ripple-carry adder and subtracter
CDC nb' where nb is the number of bits. Table 1 shows the estimation errors using this interpola tion technique. For the lO-bit modules, we use the power models of the 8-bit and 16-bit modules as the sample models for interpolation. The errors are compared with the results of our power modeling technique described in previous sub section. In this section, we present a simulation-based hierarchi cal power estimation method based on the proposed hybrid power models. The method can handle complex RTL designs consisting of a number of library modules (i.e., power models have been established), and produce the rea-554 sonably accurate estimates for the power dissipation of the designs. Given an RTL design, cycle-based RTL simulation is performed to derive the corresponding input sequence for each RTL module, and then the input sequence of each mod ule is used for zero-delay logic simulation to derive the steady-state power of each module. After that, using the pre computed power models and the information of the steady state transition power of each module, the accurate total power of each RTL module can then be efficiently obtained. This process is extremely efficient because it only requires the zero-delay RTL and logic simulation.
For controllers and random logic circuitry embedded in the RTL design, we apply different approaches to estimate their power dissipation. If the number of primary inputs of a sub-module is small (such as a flip-flop), then we construct a complete power lookup table to replace the cross-coefficient function for the power modeling process. This table is indexed by each possible input vector pair. On the other hand, if the number of inputs of a module is too large (> 4) to be characterized by a complete table, then we adopt the mixed-level Monte-Carlo simulation approach proposed in [6] to compute the power dissipation of the module. Finally, we sum up the power dissipation values of all modules to obtain the total power dissipation of the entire circuit. The flow of the RTL power estimation is shown in Figure 4 . The possible errors of the estimation based on this power estimation procedure can be classified into two cate gories: (1) modeling error, and (2) boundary error. The mod eling error arises from the statistical inaccuracy of the hybrid power model for each RTL module. The boundary error is due to the glitches power at the interconnects between RTL modules. During the power modeling process, we assume that the arrival times of all inputs for each RTL module are the same. Therefore, the glitches at module boundaries are not considered properly.
Experimental Results
We have implemented a prototype tool based on the pro posed method. Our tool incorporates the RTL simulator QuickVHDL [10] , a zero-delay logic simulator, and a tran sistor-level power simulator PowerMill [3] . To generate RTL test cases, we use a high-level synthesis system HYPER [2] to synthesize a number of behavior-level designs into RTL designs. For RTL modules, we synthesis each module, and layout them by a physical design system GARDS [4] using a 0.551lm CMOS library. PowerMill uses the physical design information of each module to achieve circuit-level accuracy for power estimation. The experimental results are obtained by assuming that the clock rate is 10 1\(1 Hz. Table 2 shows the modules used in four RTL designs: ellip, wavelet, and volterra. Estimation errors for each module Table 3 shows that the estimation errors of each module based on the hybrid power model. To verify the accuracy of the hybrid power model, we use five input sequences gener ated by assigning random operands to the inputs of the entir e RTL design, and each contains 10,000 patterns. The corre sponding input sequences for each module are derived through the cycle-based RTL simulation for the entire RTL design. It should be pointed out that, because of the interac tion between the RTL modules, the sequence of each module is highly correlated (temporally and spatially). Columns 2-3 and 5-6 show the results of our approach and transistor-level power simulation using PowerMill for an 8-bit and 16-bit ripple-carry adder. The estimation errors shown in Columns 4 and 7 are compared to the transistor-level simulation (Pow erMill) results. The estimation results for other modules are shown in this table. The average errors of our approach is 3.5% compared to PowerMiII simulation results.
Estimation errors for each RTL design
Tables 4, 5 and 6 show the power estimation results for four RTL designs: eliip, wavelet, and volterra, respectively. The circuit ellip is a 5th order elliptic wave filter, the wavelet is a 14th order FIR filter, and the volterra is a volterra filter. We apply five input sequences generated in a way mentioned earlier. In each table, Columns 2, 4 and 6 show the results of (1) the steady-state power, (2) our estimation, and (3) run ning PowerMill for the entire design through the entire input sequence. Columns 3 and 5 show the estimation errors of considering only steady-state power and our approach, respectively. The errors are compared to the results of Pow erMill. The CPU times for three approaches are also reported in Columns 7, 8 and 9, respectively.
The estimation errors of our approach are less than 6% for all cases, and the average error is only 4.1 %. On the other hand, the average error of only considering the steady-state 555 power could be as high as 44%. The power estimation in our approach is as fast as logic-level approaches using the zero delay model because it requires only the cycle-based simula tion at the RT-level and the logic-level. Also, our approach is about 275 times faster as compared with running PowerMiII through the entire input sequence.
Conclusion
To achieve more accurate power estimation at the RT level, we propose a new approach to modeling the power dis sipation for RTL modules. Because transistor-level simula tion is used for library module characterization, the resulting model is very accurate. Based on the new hybrid power model, the power dissipation of the RTL design can be effi ciently estimated by only running RTL simulation and mod ule-by-module logic simulation using the zero-delay model for the given input sequence. The experimental results show that our power estimation time is on average 275 times faster, and the error percentage is less than 6% as compared with the results of running transistor-level simulation for the entire design through the entire input sequence. 
